



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/666,399	09/18/2003	Michael S. Leung	P0298US-7	8955
Jaye G. Heybl KOPPEL, JACOBS, PATRICK & HEYBL Suite 107 555 St. Charles Drive Thousand Oaks, CA 91360				
7590 03/06/2009			EXAMINER KALAM, ABUL	
			ART UNIT 2814	PAPER NUMBER
			MAIL DATE 03/06/2009	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/666,399

**Applicant(s)**

LEUNG ET AL.

**Examiner**

Abul Kalam

**Art Unit**

2814

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 05 February 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-13, 15-33 and 35-45 is/are pending in the application.
- 4a) Of the above claim(s) 1-12, 20-33 and 35-41 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 13, 15-19 and 42-45 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
- Paper No(s)/Mail Date 9/15/08, 10/16/08, 10/27/08
- 4) ☐ Interview Summary (PTO-413)
- Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on February 5, 2009, has been entered.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 13, 15-19, 44, and 45 are rejected under 35 U.S.C. 102(b) as being anticipated by Mitchell et al. (US 5,766,987).

Regarding claim 13, Mitchell discloses a method (Figs. 3-5) for coating a plurality of semiconductor device or LEDS, comprising:

providing a mold (10, 32, Fig. 3), with a formation cavity (90, Fig. 5) for holding a plurality of semiconductor devices (50), said formation cavity (90) at least partially defined by upper (32) and lower (10) sections of the mold (col. 8, Ins. 16-18);

mounting the plurality of semiconductor devices (50, Fig. 3) within said mold formation cavity to the lower section (10), with a film (52 and 84) between said semiconductor devices (50) and said upper and lower sections (32 and 10; col. 6, Ins.

48-55), each of said semiconductor devices (50) being separately mounted in a pattern (col. 7, Ins. 50-55) within the formation cavity (there is a space or opening between each device 50, Fig. 3);

injecting or otherwise introducing curable coating material (51, Fig. 5; col. 8, Ins. 59-63; col. 9, Ins. 5-18) into said mold to fill said mold formation cavity (90, Fig. 5) and at least partially covering said semiconductor devices (50, Fig. 5) with coating material (51) and contacting said film (52, 84, Fig. 5; col. 8, Ins. 61-62); and

curing or otherwise treating said coating material (51, Fig. 5; col. 9, Ins. 33-45) so that said semiconductor devices (50, Fig. 3) are at least partially embedded in said cured coating material (51); and

removing said cured or treated coating material (51, Fig. 5) with said embedded semiconductor devices (50) from said formation cavity by releasing said film (52, col. 7, Ins. 11-15) and said upper and lower sections (32 and 10) from said coating material and said semiconductor devices (50) leaving said coating material uncovered (col. 8, Ins. 60-63; col. 9, Ins. 48-53).

Regarding claim 15, Mitchell discloses the method further comprising separating said embedded semiconductor devices so that each is at least partially covered by a layer of said cured or treated coating material (col. 9, Ins. 49-56).

Regarding claims 16, Mitchell discloses the method wherein said upper and lower sections (32 and 10, Fig. 4) provide opposing parallel surface, said semiconductor devices (50) arranged on one or both of said opposing surfaces (14, Fig. 3).

Regarding claims 17, Mitchell discloses the method wherein said curing or otherwise treating said coating material comprises one of the methods from the group comprising heat curing, optical curing or room temperature curing (col. 9, Ins. 32-39).

Regarding claim 18, Mitchell discloses the method wherein the semiconductor devices are separated by dicing or scribe and break (col. 9, Ins. 51-54).

Regarding claim 19, Mitchell discloses the method wherein the semiconductor devices are separated such that the layer of cured or otherwise treated coating material conforms to the shape of the semiconductor device (col. 9, Ins. 38-56).

Regarding claim 44, Mitchell discloses wherein said plurality of semiconductor devices comprising contacts with one of said contacts (64, Fig. 4) covered by said film (84, Fig. 4).

Regarding claim 45, Mitchell discloses wherein said removing the cured or treated coating material with the embedded semiconductor devices by releasing said film leaves said contacts uncovered by said coating material (col. 9, Ins. 49-51: it is implicit that once top cover layer 84 is removed, the contacts will be exposed).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor

and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 42 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mitchell et al. ('987; cited above) in view of Soules et al. (US 6,252,254; previously cited).

Regarding claim 42, Mitchell discloses all the limitations of the claim, as set forth above in claim 13, with the exception of explicitly disclosing wherein said semiconductor devices comprise light emitting diodes (LEDs). However, Soules discloses that solid state light sources, such as LEDs have been around for many years. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate LEDs into Mitchell's device, because such elements are well known and conventional in the art. Furthermore, LED packages are commonly used for applications such as displays and other lighting systems.

Regarding claim 43, Mitchell does not disclose wherein said curable coating material comprises a matrix material containing light conversion particles.

However, Soules teaches a method for coating LED devices, wherein a curable coating material comprises a matrix material (15, Fig. 2), containing light conversion particles (col. 3, lns. 49-56: "phosphors embedded in polymer"), produces white light output having pleasing characteristics (col. 3, lns. 34-36). Therefore, at the time of the invention, it would have been obvious to one of ordinary skill in the art to use the encapsulating material containing light conversion particles, as taught of Soules, for intended use in applications such as display devices.

***Response to Arguments***

4. Applicant's arguments with filed on February 5, 2009, have been considered but are moot in view of the new ground(s) of rejection.

Regarding claim 13 and the Mitchell reference, Applicant argues that the limitation of "each of said semiconductor devices being separately mounted in a pattern within said formation cavity," is not disclosed by Mitchell. The argument is not persuasive. Note that Applicant cites col. 7, lines 50-52 of Mitchell, which states: "There is no particular need for precise placement of the microelectronic subassemblies relative to one another or relative to the covering layers." However, Applicant failed to notice that in the very next sentence Mitchell states: "However, the microelectronic subassemblies desirably are placed in a regular pattern, using a straight edge or other alignment fixture or a robotic placement device (Mitchell: col. 7, Ins. 52-55)." Thus, Mitchell does indeed disclose wherein "each of said semiconductor devices being separately mounted in a pattern within said formation cavity," as shown in Fig. 3 and described in col. 7, Ins. 46-55.

Applicant also argues that in the Mitchell invention, the cured encapsulant 51 is interposed between dielectric layer 60 and microelectronic element surface 62, with the cured encapsulant layer being covered by dielectric layer 60, and thus, the coating material 51 of Mitchell is not left uncovered as required by claim 13. The argument is not persuasive. In col. 8, lines 60-62, Mitchell states that encapsulant 51 is poured from well 16 into pocket 90, and thus, the encapsulant filling all the spaces between and within microelectronic assemblies. As shown in Fig. 4 of Mitchell, openings 68 are

Art Unit: 2814

spaces formed within the microelectronic assemblies, and thus, would be filled by the encapsulant 51. Furthermore, openings 68 are not covered by the dielectric layer 60, and thus, would be left uncovered when the film 52 and upper and lower sections (32 and 30) are released.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Abul Kalam whose telephone number is (571)272-8346..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. K./  
Examiner, Art Unit 2814

/Phat X. Cao/  
Primary Examiner, Art Unit 2814